PATENT ABSTRACTS OF JAPAN

(11)Publication number:

04-241468

(43)Date of publication of application: 28.08.1992

(51)Int.Cl.

H01L 29/788 H01L 29/792 H01L 27/115

(21)Application number: 03-014822

(71)Applicant: SHARP CORP

(22)Date of filing:

14.01.1991


(72)Inventor: YOSHIMI MASANORI

(54) ELECTRICALLY ERASABLE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURE THEREOF

(57) Abstract:

PURPOSE: To embody further reduction and higher integration by reducing an erase gate occupancy area of an electrically erasable non-volatile semiconductor memory device (EEPROM) which is provided with a floating gate, a control gate, and an erase gate on an MOS type transistor device.

CONSTITUTION: The sides of a floating gate FG are coated with an erasable insulation film 13, thereby forming a control gate CG and further forming an erase gate 15 on the side of the FG in a self-matching manner by way of the erasable insulation film 13. Since the erase gate is formed on the side of the floating gate, it is possible to reduce an occupancy area.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office